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Abstract
A general and exact critical condition of saddle-node bifurcation is derived in closed form for the
buck converter. The critical condition is helpful for the converter designers to predict or prevent some
jump instabilities or coexistence of multiple solutions associated with the saddle-node bifurcation. Some
previously known critical conditions become special cases in this generalized framework. Given an
arbitrary control scheme, a systematic procedure is proposed to derive the critical condition for that
control scheme.
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1I. INTRODUCTION
The buck converter, a type of DC-DC converter, is a nonlinear hybrid system which exhibits both
continuous and discrete dynamic behavior. It is also a piecewise linear system [1], [2], [3] that the
dynamics is linear in each time segment separated by the switching actions of the converter. Due to the
switching actions involved in the operations, the converter is more accurately modeled as a sampled-data
system [1], [2], [3]. Instability occurs when there exists a sampled-data pole outside the unit circle in
the complex plane.
There are three ways that the sampled-data pole leaves the unit circle, thus causing three typical
instabilities in DC-DC converters [4], [5], [6]. When the sampled-data pole leaves the unit circle through
1 in the complex plane, the instability is generally a saddle-node bifurcation (SNB) [5] (or pitchfork
and transcritical bifurcations [6] which are not typically seen in DC-DC converters). The SNB generally
involves coexistence of multiple solutions [7], or sudden disappearances or jumps of steady-state solutions
[5]. When the pole leaves the unit circle through -1, the instability is a period-doubling bifurcation (PDB)
[8], which generally involves fast-scale subharmonic oscillation. It is a phenomenon where the signal
ripple has subharmonics. When the pole leaves through a point other than 1 or -1 on the unit circle, the
instability is a Neimark-Sacker bifurcation (NSB), which generally involves a slow-scale quasi-periodic
oscillation [3], [5]. This paper focuses on SNB.
Averaged models are generally applied to analyze DC-DC converters. It has been known that most
averaged models cannot accurately predict the occurrence of PDB (subharmonic oscillation) [8]. By
considering the sampling effects and increasing the system dimension, improved averaged models can
predict the occurrence of PDB [9], [10]. However, even with positive gain or phase margins in the
improved averaged model, instability may still occur [11]. Therefore, there is a strong need to obtain the
exact critical condition of instability.
Typical control schemes commonly used in DC-DC converters are voltage mode control (VMC) and
current mode control (CMC) [12]. Some SNB critical conditions for particular control schemes have
been known. For example, in CMC with light loading, an SNB critical condition for the buck converter
has been reported [13]. This paper tries to answer the following questions:
1) Is there a general closed-form critical condition that directly leads to these known conditions, and
these known conditions become special cases in the generalized framework?
2) Some control schemes (such as VMC and CMC) may seem different, but do they share the same
or similar form of critical condition?
3) Given an arbitrary control scheme, is there a systematic method to derive the critical condition for
that control scheme?
The answers to all of these questions will be shown to be affirmative.
Like the describing function approach [14], harmonic balance [15], [16] is a tool to analyze a nonlinear
system. Based on harmonic balance, an PDB critical condition for the buck converter is obtained in [3],
[17], [18]. Following similar approach, in this paper, the exact SNB critical condition is derived.
Note that, here, the critical condition is expressed in the converter parameter space. For example,
given a source voltage vs and load resistance R, an illustrative critical boundary in the parameter space
(vs, R) is shown in Fig. 1. The critical conditions defines the SNB boundary in the parameter space to
separate stable and unstable regions. When a converter parameter crosses the critical value, the stability
(or instability) changes. Critical conditions in closed-forms greatly facilitate the converter design, because
the quantitative effect of each relevant converter parameter can be clearly seen.
The remainder of the paper is organized as follows. In Sections II and III, the operation of the buck
converter and harmonic balance analysis are presented. A general critical condition in terms of loop gain
is derived. In Section IV, the critical conditions for typical loop gains are derived. In Sections V-VI,
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Figure 1. An illustrative critical boundary in the parameter space (vs, R).
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Figure 2. A VMC buck converter with a compensator Gc(s).
the proposed approach is systematically applied to various control schemes. Conclusions are collected in
Section VII.
II. BRIEF REVIEW OF BUCK CONVERTER OPERATION
Consider a VMC buck converter shown in Fig. 2, where vs is the source voltage, vd is the voltage
across the diode, vo is the output voltage, vr is the reference voltage, y is the compensator output signal,
and Gc(s) = −y(s)/vo(s) is the compensator transfer function. Denote the ramp amplitude as Vm, and
the ramp slope as ma = h˙(d). Denote the cycle period as T , the switching frequency as fs = 1/T and
let ωs := 2pifs.
Similarly, a CMC buck converter is shown in Fig. 3, where a control signal ic controls the (peak)
inductor current iL, and y = ic− iL (equivalently, Gc(s) = 1). Note that in Fig. 3, the circuit is arranged
in a way to have a similar output signal y as in VMC.
The operation of the converter is as follows. Within a cycle period T , the dynamics is switched between
two stages, S1 and S2. Switching occurs when the compensator output y intersects with the ramp signal
h(t) := Vm(
t
T
mod T ). One has vd = vs in stage S1 and vd = 0 in stage S2. The waveform of vd(t) is
a square wave with a duty cycle D. The controlled buck converter is equivalent to a nonlinear switching
model shown in Fig. 4. Note that vr adjusts the DC offset and does not affect the loop stability. It can be
implicitly modeled to adjust the offset of h(t). Let the loop gain be T (s). From Fig. 4, T (s) = vsG(s)/Vm,
and the model in Fig. 4 can be normalized as shown in Fig. 5.
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Figure 3. A CMC buck converter.
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Figure 4. An equivalent nonlinear switching model.
III. GENERAL CRITICAL CONDITION DERIVED FROM HARMONIC BALANCE ANALYSIS
The signal path in the control loop has two parts: from y to vd through a nonlinear PWM modulator,
and from vd to y through a linear transfer function G(s) := Gp(s)Gc(s), where Gp(s) is the power stage
transfer function and its representation depends on what signal is fed to the compensator.
In VMC, vo is fed to the compensator. Let ρ = R/(R + Rc). For Rc = 0, ρ = 1. From [12, p. 470],
the power stage vd-to-vo transfer function is
Gp(s) =
sRcC + 1
LCs2
ρ
+ (L
R
+RcC)s+ 1
(1)
In CMC, iL is fed to the compensator (with Gc(s) = 1). From [12, p. 470], the power stage vd-to-iL
transfer function is
Gp(s) =
Cs
ρ
+ 1
R
LCs2
ρ
+ (L
R
+RcC)s+ 1
(2)
Let x0(t) be the T -periodic solution of the converter. Let y0(t) be the corresponding T -periodic
compensator output signal. The intersection of h(t) with y0(t) determines the duty cycle and hence the
waveform of vd(t). By “balancing” the equation y0(t) = h(t) (written in Fourier series form) at the
switching instants, conditions for existence of periodic solutions and SNB can be derived.
Let d = DT . In steady state as shown in Fig. 6, vd(t) is T -periodic and it can be represented by
Fourier series (harmonics)
vd(t) = vs
∞∑
n=−∞
cne
jnωst where cn =
1− e−jnωsd
j2npi
(3)
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Figure 5. An equivalent normalized nonlinear switching model.
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Figure 6. Illustrative signals of y0(t), h(t) and vd(t).
From Figs. Fig. 2 and 4, one has
y0(t) = Gc(0)vr − vs
∞∑
n=−∞
cne
jnωstG(jnωs) (4)
Since y0(t) intersects with h(t) at t = d = DT , one has y0(d) = h(d). Using (3), one has
Gc(0)vr −
∞∑
n=−∞
vs
j2npi
(ejnωsd − 1)G(jnωs) = h(d) (5)
This is an equation of d. When SNB occurs, only a single solution exists, the curve of y0(d) is tangent
to h(d). The SNB is also called a tangent bifurcation [6]. One has y˙0(d) = h˙(d) = ma, which leads to
−
2vs
T
∞∑
n=−∞
ejnωsdG(jnωs) = ma (6)
Note that, using (3) and the fact that y0(d) = h(d),
vs =
Gc(0)vr − h(d)∑
∞
n=−∞ cne
jnωsdG(jnωs)
(7)
which shows vs as a function of d = DT .
Let Re denote taking the real part of a complex number. Note that ωsd = 2piD, ejnωsdG(jnωs) +
e−jnωsdG(−jnωs) = 2Re[e
jnωsdG(jnωs)], and T (s) = G(s)vs/Vm = G(s)vs/maT . Then, by simple
algebra, (6) leads to the following theorem.
5Theorem: Consider a closed-loop buck converter shown in Fig. 4 or Fig. 5. The critical condition of
SNB is
−
2vs
T
Re[
∞∑
n=1
ej2npiDG(jnωs)]−
vsG(0)
T
= ma (8)
For Vm 6= 0, (8) is expressed in terms of loop gain as
− 2Re[
∞∑
n=1
ej2npiDT (jnωs)] = T (0) + 1 (9)
It will be shown later that these critical conditions can be expressed in a closed-form related to the
hyperbolic function csch . Note that (9) is an expression of convenience. For Vm = 0, the loop gain
vsG(s)/Vm would be infinite. In that case, the equivalent critical condition (8) is used. Since both (8)
and (9) are exact critical conditions, they can be used as benchmarks to determine the accuracy of other
critical conditions.
Generally the power stage has an order of at least two (associated with L and C). If the compensator
has an order of three, the loop gain T (s) has an order of five. However, the compensator is generally
designed to cancel some poles or zeros of the power stage, and the order of T (s) is reduced. Note
that the right side of (9) involves T (0), but the left side of (9) involves only frequency higher than ωs.
The shape of the Bode plot for the frequency smaller than ωs is irrelevant. One can use a simplified
high-frequency form of T (s) for stability analysis. By decomposing the loop gain into partial fractions,
many new closed-form critical conditions in terms of the converter parameters can be obtained.
L-plot and S-plot. Define an “F-transform” of T (s) as
F [T (s)] := −2Re[
∞∑
n=1
ej2npiDT (jnωs)] (10)
Note that F [T (s)] is a function of many converter parameters. Here, this function is called an L-plot,
denoted as L. For example, let it be a function of D and it becomes L(D). Then, the critical condition
(9) becomes L := F [T (s)] = T (0)+1. The critical condition itself does not tell which side of the critical
boundary will be the stable region. Generally for a converter, the region with L < T (0) + 1 is stable.
Also, define an S-plot as S = maL/(T (0)+1), which is also the left side of (6) or (8). Then, the critical
condition (8) becomes S = ma, and the region with S < ma is stable. The S-plot is a useful design tool
because it shows the minimum ramp slope to stabilize the converter. The F-transforms of typical loop
gain functions are presented next.
IV. “F-TRANSFORMS” OF TYPICAL LOOP GAIN FUNCTIONS
The loop gain is generally designed to have sufficient gain and phase margins. For a stable converter,
the phase of T (jω) is less than 180◦ at the crossover frequency ωc. One can focus only those loop gains
of first or second orders.
The loop gain can be further decomposed into a combination of partial fractions. Only partial fractions
of first orders are considered. Similar analysis can be applied to partial fractions of second orders.
Let ωp and ωz be the pole and zero of T (s). Let p = ωp/ωs and z = ωz/ωs. The F-transform of the
fraction 1/(1 + ωp) will be the building block to derive the F-transforms of other loop gains.
6Table I
F-TRANSFORM OF TYPICAL LOOP GAIN T (s).
Case T (s) F [T (s)] (note: p = ωp/ωs and z = ωz/ωs)
C1
1
s+ωp
1
ωs
α(D, p) = 1
ωs
(α0(D)− α1(D)p+ c(D, p))
C2
1
s
1
ωs
α0(D)
C3
1
1+s/ωp
pα(D, p)
C4
1+s/ωz
1+s/ωp
p(1− p
z
)α(D, p)
C5
1
s(1+s/ωp)
1
ωs
(α1(D)p− c(D, p))=
1
ωs
(α0(D)− α(D, p))
C6
1
s2
1
ω2
s
α1(D)
C7
1+s/ωz
s2
1
ω2
s
( 1
z
α0(D) + α1(D))
C8
1+s/ωz
s(1+s/ωp)
1
ωs
( p
z
α0(D)− (
p
z
− 1)(α1(D)p− c(D, p)))
C9
1+s/ωz
s2(1+s/ωp)
1
ω2
s
( p
z
α1(D) + (
1
p
−
1
z
)c(D, p))
From (10),
ωsF [
1
s+ ωp
] = −2Re
[
∞∑
k=1
ej2kpiD
jk + p
]
= 1/p − piepip(1−2D)csch (pip) (11)
:= α(D, p)
where the proof of (11) can be obtained by looking up from a handbook of mathematical formulas
or checked by a simple computer program, and csch is a hyperbolic function. Using Taylor series
expansion, let α(D, p) =
∞∑
k=0
(−1)kαk(D)p
k
. Using the L’Hospital’s rule, one has α0(D) = pi(2D − 1)
and α1(D) = pi2(2D2 − 2D + 1/3). A plot of α(D, p) is shown in Fig. 7. The right straight-line edge
in Fig. 7 is α(D, 0) = α0(D) = pi(2D − 1).
Let the correction term be c(D, p) =
∞∑
k=2
(−1)kαk(D)p
k
. One has
c(D, p) = α(D, p)− α0(D) + α1(D)p (12)
A plot of c(D, p) is shown in Fig. 8. From Fig. 8, the correction term c(D, p) is significant only if
p > 0.2 (equivalently, ωp > 0.2ωs). For p < 0.2, c(D, p) can be ignored.
The F-transforms of other loop gains are shown in Table I. For each case C1-C9, the F-transform can
be derived or proved (by simple algebra) in three ways. First, follow the definition of the F-transform as
in (10). Second, by decomposing T (s) into a combination of fractions 1/s, 1/(s + ωp), etc, F [T (s)] is
a combination of F [1/s], F [1/(s + ωp)], etc. For example,
• Use of C1 and C2 leads to C5 and C8;
• Use of C2 and C6 leads to C7;
• Use of C1, C2 and C6 leads to C9; and
• Use of C1 and the fact that F [1] = 0 leads to C4.
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Third, each case is a special/general case of other cases. For example, by setting ωp → 0, C1 leads to C2;
C5 leads to C6; and C8 leads to C7. By setting ωz → ∞, C7 leads to C6. One sees that C1 is a building
block for other cases because they have similar terms as C1.
Remarks:
(a) All of the transforms in Table I are exact. No approximation is assumed.
(b) There is no correction term c(D, p) for C2, C6, or C7. All other cases have a correction term c(D, p),
which is small and can be ignored if p < 0.2 as discussed above.
The systematic procedure to derive the critical conditions for two control schemes is discussed next.
For other control schemes, the procedure is similar. Without loss of generality, assume ESR Rc = 0, then
ρ = 1.
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Figure 9. A buck converter under multi-loop state feedback.
V. MULTI-LOOP STATE FEEDBACK: CASES C2 AND C6
Consider a buck converter under multi-loop state feedback, y = vr − kiiL − kvvo, as shown in Fig. 9.
From (1) and (2), one has T (0) = ki/R+ kv and
T (s) ≈
vs
Vm
(
ki
Ls
+
kv
LCs2
) (13)
which is a combination of cases C2 and C6.
Let K := 2L/RT which is a dimensionless parameter related to the loading as defined in [12]. From
(9) and Table I, the critical condition is
vs
Vm
(
kiα0(D)
Lωs
+
kvα1(D)
LCω2s
) =
vs
Vm
(
ki
R
+ kv) + 1 (14)
which can be arranged as
vski
L
(D −
K + 1
2
) +
vskv
T
(−1 +
T 2(1− 6D + 6D2)
12LC
) = ma (15)
where the left side of (15) is also an approximate S-plot. For T 2 ≪ 12LC , (15) becomes
vski
L
(D −
K + 1
2
)−
vskv
T
= ma (16)
which can be rearranged as
D =
K + 1
2
+
Lma
vski
+
Lkv
Tki
(17)
Example. Consider a buck converter under multi-loop state feedback [5, p. 232]. In [5], a digital control is
used, but it can be approximated as a multi-loop analog control, with y(t) = vr−kiiL−kvvo intersecting
with h(t) to determine the switching actions. The converter parameters are T = 400 µs, L = 20 mH,
C = 47 µF, R = 22 Ω, ki = 2.1435, kv = −0.1383, vr = 0.2152 V, and Vm = 1.
Using vs as the bifurcation parameter, the bifurcation diagram is shown in Fig. 10, and one sees that
SNB occurs at vs = 20 and D = 0.7. Generally in SNB, there is a hysteretic loop as shown in Fig. 10.
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Figure 10. Bifurcation diagram showing stable (solid) and unstable (dashed) solutions. SNB occurs at vs = 20, D = 0.7, and
vo = vsD = 14.
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Figure 11. The S-plot (solid line) intersects with ma = 2500 (dashed line) at D = 0.7 where SNB occurs.
In the figure, the upper solid line is for the operation when the switch is always on (hence D = 1), and
the dashed line and the lower solid line are for unstable and stable T -periodic solutions respectively with
a duty cycle less than 1. For vs between 19.25 V and 20 V, there are three solutions: a stable T -periodic
solution, an unstable T -periodic solution, and the third (stable) solution for the switch being always on
(hence D = 1). When the converter operates with the stable T -periodic solution and vs is increased a
little above 20 V, the output voltage will jump up from 14 V to 20 V. Similarly, when the converter
operates with D = 1 and vs is decreased a little below 19.25 V, the output voltage will jump down from
19.25 V to 10 V. The jumping up and down forms a hysteretic loop.
Using (7), the S-plot based on (15) (which is almost identical to the exact S-plot based on (8)) is
shown in Fig. 11, which indicates that SNB occurs exactly at D = 0.7. The S-plot also shows that if
the ramp slope is higher than 2898, the converter is stabilized. Also, from (17) and (7), one also has
D = 0.7 when SNB occurs. 
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VI. CMC: CASE C2
In CMC shown in Fig. 3, y = ic− iL. CMC can be considered as a special case of multi-loop control
with kv = 0 and ki = 1. One has T (s) ≈ vs/VmLs, which is of case C2. From (17) with kv = 0 and
ki = 1, the critical condition is
D =
K + 1
2
+
Lma
vs
(18)
It agrees with [13] which derives the same condition based on either sampled-data analysis or steady-state
analysis. It is interesting to note that three (sampled-data, steady-state and harmonic balance) completely
different analyses lead to the same condition. This also corroborates the accuracy of the derived critical
condition (18).
Without the compensation ramp (ma = 0), the critical point is D = (K + 1)/2.
VII. CONCLUSION
A general and exact SNB critical condition (9) in terms of the loop gain is derived. The critical
condition is applicable to a general nonlinear switching system represented in Fig. 5. Therefore, it is also
applicable to other similar nonlinear control systems. The effects of different parameters (such as vs, R,
and the ramp slope ma) on the instability can be clearly seen. The derived critical conditions agreed with
the past research results by sampled-data analysis or by time-domain simulations. The critical conditions
also show the required ramp slope to stabilize the converter. The critical conditions have many different
forms and lead to different plots. In the L-plot, the critical condition is L = F [T (s)] = 1. In the S-plot,
the critical condition is S = ma. The derived critical conditions are helpful for the converter designers
to predict or prevent some jump instabilities or coexistence of multiple solutions associated with the
saddle-node bifurcation.
The questions asked in the Introduction are answered:
1) The previously known critical conditions, such as (18), become special cases in this generalized
framework.
2) A typical critical condition is a weighted combination of three terms: α0(D) = pi(2D−1), α1(D) =
pi2(2D2 − 2D + 1/3), and a correction term c(D, p). Different control schemes have similar form
of critical condition if the loop gain function is of the same case in Table I.
3) Given an arbitrary control scheme, a systematic procedure is proposed to derive the critical condition
for that control scheme. First, approximate the loop gain T (s) (for frequency higher than ωs). Then,
from Table I, one can readily obtain the critical condition in terms of converter parameters.
Given the closed-form condition in terms of converter parameters, one knows the quantitative effect of
each parameter on the instability. One can make the S-plot (such as Fig. 11) as a function of a parameter
of interest, its intersection with the ramp slope ma determines the stable operating range of that parameter.
The S-plot also shows the required ramp slope to stabilize the converter.
This paper focuses on the converter operated at a fixed switching frequency. Similar analysis can be
applied to the converter with variable frequency control, such as constant on-time control. This paper
also focuses on the SNB. Similar analysis can be also applied for PDB (subharmonic oscillation). The
F-transforms in Table I still apply, but with a different α(D, p) and a minor modification. The results are
reported separately.
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